BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20211207T055412Z
LOCATION:264
DTSTART;TZID=America/Chicago:20211114T080000
DTEND;TZID=America/Chicago:20211114T120000
UID:submissions.supercomputing.org_SC21_sess205@linklings.com
SUMMARY:Productive Parallel Programming for FPGA with High-Level Synthesis
DESCRIPTION:Tutorial\n\nProductive Parallel Programming for FPGA with High
 -Level Synthesis\n\nde Fine Licht, Hoefler\n\nEnergy efficiency has become
  a first-class citizen in the design of large computing systems.  Spatial 
 architectures, such as FPGAs, promise another major step in energy efficie
 ncy, constituting a middle ground between software programmable architectu
 res and custom-built ASICs.  This tutorial shows h...\n\n\nTag: In-Person 
 Only, Accelerator-based Architectures, Parallel Programming Languages and 
 Models\n\nRegistration Category: Tutorial Reg Pass
END:VEVENT
END:VCALENDAR