SC21 Proceedings

The International Conference for High Performance Computing, Networking, Storage, and Analysis

Narrowing the Search Space of Applications Mapping on Hierarchical Topologies


Workshop:PMBS21: The 12th International Workshop on Performance Modeling, Benchmarking and Simulation of High-Performance Computer Systems

Authors: Nicolas Denoyelle (Argonne National Laboratory (ANL)); Emmanuel Jeannot (National Institute for Research in Computer Science and Automation (Inria), France); and Swann Perarnau, Brice Videau, and Pete Beckman (Argonne National Laboratory (ANL))


Abstract: Processor architectures at exascale and beyond are expected to continue to suffer from issues of nonuniform access to in-die and node-wide shared resources. Mapping applications onto these resource hierarchies is an on-going performance concern, requiring specific care for increasing locality and resource sharing but also for ensuing contention. Application-agnostic approaches to search efficient mappings are based on heuristics. Indeed, the size of the search space makes it impractical to find optimal solutions nowadays and will only worsen as the complexity of computing systems increases over time. In this paper we leverage the hierarchical structure of modern compute nodes to reduce the size of this search space. As a result, we facilitate the search for optimal mappings and improve the ability to evaluate existing heuristics. Using widely known benchmarks, we show that permuting thread and process placement per node of a hierarchical topology leads to similar performances. As a result, the mapping search space can be narrowed down by several orders of magnitude when performing exhaustive search. This reduced search space will enable the design of new approaches, including exhaustive search or automatic exploration. Moreover, it provides new insights into heuristic-based approaches, including better upper bounds and smaller solution space.





Back to PMBS21: The 12th International Workshop on Performance Modeling, Benchmarking and Simulation of High-Performance Computer Systems Archive Listing



Back to Full Workshop Archive Listing